IEC/TR 62017-1-2001
设计自动化主题的文献 第1部分：EDA工业标准路图

Documentation on design automation subjects - Part 1: EDA industry standards roadmap

IEC/TR 62017-1-2001 发布历史

This section defines the scope of the EDA Industry Standards Roadmap for the SIA Electronic Design and Test Areas. It includes strategic direction for key electronic design and test standards, with specific focus on the design system infrastructure, tools and design data, and key packaging technologies, across all key design phases. The scope is focused on EDA, and is specifically focused on: · EDA systems and software standardization (NOT standardization of electronics hardware) · EDA and key interfaces to the EDA domain (NOT standardization of other CAD domains) · EDA Roadmap for standards development (NOT actual development of the standards) · EDA standards roadmap (NOT a design process or algorithm development roadmap) 1 Electronic Design and Test Standards Focus Electronic design and test standards focus includes: infrastructure and tools, design and data management, design data representation, and technology libraries and models. 1.1 The Design System This section summarizes the standards for the infrastructure surrounding and supporting Electronic Design and Test systems and tools. It also covers all design and data management standards relating to the definition, execution, and management of the electronic design process. · Infrastructure and Tools This includes all standards dealing with the infrastructure surrounding and supporting Electronic Design and Test systems and tools. The subject addresses platform operating systems, communications environment, user interfaces, tool encapsulation, inter-tool communication, and general EDA development environment. These standards promote innovation of new processes and methods for electronic design and test, that can be easily inserted into the design environment (i.e., plug and play). Such standards operate at various levels to bind tools together into design flows, and enable cost-effective multi-vendor flows without requiring tight integration of tools. · Design and Data Management This area includes all design and data management standards areas relating to the definition, execution, and management of the electronic design process and it's associated workflows and data across the enterprise. EDA design tool integration and general tool management standards are also discussed in this area. 1.2 The Design Information This section addresses Design and Test design information (data) and the definition and re-use of design technology libraries and models. · Design Data Representation This area includes all standards areas relating to the definition and representation of Electronic Design and Test design information (data) created and used by EDA design tools and/or the design team in the execution of the design process. Examples include such items as netlists, libraries, test benches, and many kinds of in-process data. The purpose of this area is to identify standards for EDA and point tool suppliers in order to support high quality information exchange and data sharing throughout the design process and across a geographically dispersed enterprise. · Technology Libraries and Models Included in this area are all standards relating to the definition and re-use of design technology libraries and models. Key library standards or standards requirements are identified, and focus areas and a roadmap for the next decade is described. 2 Technology Packages The following technology and package types are addressed in this roadmap: · Technology Cores, Cells, and Macrocells (i.e., subsets of chips) · Chips · MCMs · Boards (PCAs, PCBs, backplanes, subassemblies of various types). 3 Design Phases The key design phases involved in design and test processes will be addressed, including: · System Level Design (i.e., Architectural and High Level Design), and · Detailed Design (i.e., Detailed Logic Design and Detailed Physical Design). 4 Key Electronic Design and Test Interfaces The key interfaces involved between electronic design and test and other related disciplines will be

IEC/TR 62017-1-2001由国际电工委员会 IX-IEC 发布于 2001-04。

IEC/TR 62017-1-2001 在中国标准分类中归属于: N18 工业控制机与计算技术应用装置，在国际标准分类中归属于: 35.240.50 信息技术在工业中的应用。

IEC/TR 62017-1-2001的历代版本如下：

• 2001年04月 IEC/TR 62017-1-2001 设计自动化主题的文献 第1部分：EDA工业标准路图

非常抱歉，我们暂时无法提供预览，您可以试试： 免费下载 IEC/TR 62017-1-2001 前三页，或者稍后再访问。

注意： 点击下载后，生成下载文件时间比较长，请耐心等待......

标准号

IEC/TR 62017-1-2001

发布日期

2001年04月

实施日期

废止日期

无

中国标准分类号

N18

国际标准分类号

35.240.50

发布单位

IX-IEC

适用范围

This section defines the scope of the EDA Industry Standards Roadmap for the SIA Electronic Design and Test Areas. It includes strategic direction for key electronic design and test standards, with specific focus on the design system infrastructure, tools and design data, and key packaging technologies, across all key design phases. The scope is focused on EDA, and is specifically focused on: · EDA systems and software standardization (NOT standardization of electronics hardware) · EDA and key interfaces to the EDA domain (NOT standardization of other CAD domains) · EDA Roadmap for standards development (NOT actual development of the standards) · EDA standards roadmap (NOT a design process or algorithm development roadmap) 1 Electronic Design and Test Standards Focus Electronic design and test standards focus includes: infrastructure and tools, design and data management, design data representation, and technology libraries and models. 1.1 The Design System This section summarizes the standards for the infrastructure surrounding and supporting Electronic Design and Test systems and tools. It also covers all design and data management standards relating to the definition, execution, and management of the electronic design process. · Infrastructure and Tools This includes all standards dealing with the infrastructure surrounding and supporting Electronic Design and Test systems and tools. The subject addresses platform operating systems, communications environment, user interfaces, tool encapsulation, inter-tool communication, and general EDA development environment. These standards promote innovation of new processes and methods for electronic design and test, that can be easily inserted into the design environment (i.e., plug and play). Such standards operate at various levels to bind tools together into design flows, and enable cost-effective multi-vendor flows without requiring tight integration of tools. · Design and Data Management This area includes all design and data management standards areas relating to the definition, execution, and management of the electronic design process and it's associated workflows and data across the enterprise. EDA design tool integration and general tool management standards are also discussed in this area. 1.2 The Design Information This section addresses Design and Test design information (data) and the definition and re-use of design technology libraries and models. · Design Data Representation This area includes all standards areas relating to the definition and representation of Electronic Design and Test design information (data) created and used by EDA design tools and/or the design team in the execution of the design process. Examples include such items as netlists, libraries, test benches, and many kinds of in-process data. The purpose of this area is to identify standards for EDA and point tool suppliers in order to support high quality information exchange and data sharing throughout the design process and across a geographically dispersed enterprise. · Technology Libraries and Models Included in this area are all standards relating to the definition and re-use of design technology libraries and models. Key library standards or standards requirements are identified, and focus areas and a roadmap for the next decade is described. 2 Technology Packages The following technology and package types are addressed in this roadmap: · Technology Cores, Cells, and Macrocells (i.e., subsets of chips) · Chips · MCMs · Boards (PCAs, PCBs, backplanes, subassemblies of various types). 3 Design Phases The key design phases involved in design and test processes will be addressed, including: · System Level Design (i.e., Architectural and High Level Design), and · Detailed Design (i.e., Detailed Logic Design and Detailed Physical Design). 4 Key Electronic Design and Test Interfaces The key interfaces involved between electronic design and test and other related disciplines will be

IEC/TR 62017-1-2001系列标准